MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, 16,384 BIT SCHOTTKY, BIPOLAR, PROGRAMMABLE READ-ONLY MEMORY (PROM), MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

- 1.1 Scope. This specification covers the detail requirements for monolithic silicon, PROM microcircuits which employ thin film nichrome (NiCr) resistors, platinum-silicide, tungsten (W), titanium-tungsten (TiW) or zapped vertical emitter as the fusible link or programming element. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the part number. A special test requirement is included in this specification to screen against devices which may contain excess moisture in the package materials or internal atmosphere (see freeze-out test of 4.2d).
 - 1.2 Part number. The part number shall be in accordance with MIL→M→38510.
 - 1.2.1 Device type. The device type shall be as follows:

Device type	Circuit	Access times (ns)
01	2048 words/8 bits per word PROM with uncommitted collector	100, 50
02	2048 words/8 bits per word PROM with active pullup and a third high-impedance state output	100, 50
03	2048 words/8 bits per word PROM with uncommitted collector	55, 30
04	2048 words/8 bits per word PROM with active pullup and a third high-impedance state output	55, 30
05	4096 words/4 bits per word PROM with active pullup and a third high-impedance state output	80, 40

- 1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.
 - 1.2.3 Case outline. The case outline shall be designated as follows:

Letter	Case outline (see MIL-M-38510, appendix C)
J	D-3 (24-lead, 1/2" x 1-1/4"), dual-in-line package
K	F-6 (24-lead, 3/8" x 5/8"), flat package
R	D-8 (20-lead, 1/4" x 1-1/16"), dual-in-line package
L	D=9 (24-lead, $1/4$ " x $1-1/4$ "), dual-in-line package
3	C-4 (28-terminal450" x .450"), square chip carrier package

1.3 Absolute maximum ratings:

```
-0.5 V dc to +7.0 V dc
                                                     -1.5 V dc at -10 mA to +5.5 V dc -65 C to +150 C +300 C
Supply voltage range - - - - - - - -
Input voltage range- - - - - - - - - - - -
Storage temperature range- - - - - - - - - Lead temperature (soldering, 10 seconds) - -
Thermal resistance, junction-to-case (θ<sub>JC</sub>): 1/Cases J, L, and R-----
                                                      40°C/W maximum
60°C/W maximum
  0.08°C/W maximum 2/
                                                      -0.5 V dc to +Vcc
Output voltage range - - - - - - - - - -
Output sink current- - - - - - - - - -
                                                      100 mA
                                                      1.02 W
+175 C
Maximum power dissipation (PD) 3/----
Maximum junction temperature (T_{\overline{J}}) \frac{4}{-} - - -
```

1.4 Recommended operating conditions:

```
Supply voltage - - - - - - - - - 4.5 V dc minimum to 5.5 V dc maximum Minimum high-level input voltage (VIH) - 2.0 V dc Maximum low-level input voltage (VIL) - 0.8 V dc Normalized fanout (each output) - - - - 8 mA \frac{5}{100} Case operating temperature range (T<sub>C</sub>) - \frac{5}{100} c \frac{5}{100} \frac{5}{100}
```

2. APPLICABLE DOCUMENTS

2.1 Government specifications and standards. Unless otherwise specified, the following specifications and standards, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of specifications, standards, handbooks, drawings, and publications required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting officer.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this specification shall take precedence.

3. REQUIREMENTS

- 3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein. When manufacturer-programmed devices are delivered to the user, an altered item drawing shall be prepared by the contracting activity to specify the required program configuration.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

^{1/} Heat sinking is recommended to reduce junction temperature.
2/ When a thermal resistance value is included in MIL-M-38510 appendix C, it shall supersede the value stated herein.

^{3/} Must withstand the added Pp due to short circuit test (e.g., Ios).
4/ Maximum junction temperature shall not be exceeded except for allowable short circuit duration burn-in screening conditions per method 5004 of MIL-STD-883.

^{5/ 16} mA for circuits A, B, D, F, H, and I devices.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth tables.

- 3.2.2.1 Unprogrammed devices. The truth tables for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C inspection (see 4.4), the devices shall be programmed by the manufacturer prior to test in a checkerboard pattern (a minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.
- 3.2.2.2 <u>Programmed devices</u>. The truth tables for programmed devices shall be as specified by the altered item drawing.
- 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be as specified in 1.2.3.
- 3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 (see 6.4).
- 3.4 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics shall be as specified in table I, and shall apply over the full recommended case operating temperature range.
- 3.5 Electrical test requirements. The electrical test requirements for each device class shall be as specified in table II and, where applicable, by the altered item drawing. The electrical tests for each subgroup are described in table III.
- 3.6 Marking. Marking shall be in accordance with MIL-M-38510. For programmed devices, the altered item drawing number shall be added to the marking by the programming activity.
- 3.7 Processing options. Since the PROM is an unprogrammed memory capable of being programmed by either the manufacturer or the user to result in a wide variety of PROM configurations, two processing options are provided for selection in the contract, using an altered item drawing.
- 3.7.1 Unprogrammed PROM delivered to the user. All testing shall be verified through group A testing as defined in 3.2.2.1 and tables II and III. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.7.2 <u>Manufacturer-programmed PROM delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.8 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 14 (see MIL-M-38510, appendix E).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition D or E, using the circuit shown on figure 4, or equivalent.
 - (2) $T_A = +125^{\circ}C$ minimum.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameter tests prior to burn-in is optional at the discretion of the manufacturer.
- c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
- d. Freeze-out test. This test shall be conducted as a 100-percent screen on all class S devices having nichrome or platinum silicide as the fusing link. Within no more than 24 hours after completion of burn-in and prior to the final electrical test, all devices having nichrome or platinum silicide as the fusing link shall be subjected to a freeze-out test. If more than 24 hours have elapsed subsequent to the 125°C burn-in exposure, devices shall be conditioned at 125°C for a minimum of 5 hours immediately prior to the freeze-out test. When the freeze-out test is performed, the 25°C final electrical test parameters shall be completed 96 hours after the freeze-out test. The freeze-out test shall be conducted as follows:
 - (1) Connect devices in the electrical configuration of figure 7 or in the burn-in configuration of figure 4 with the bias cycled, 3 minutes on and 3 minutes off, throughout the duration of test.
 - (2) Reduce device temperature to $T_C = -10^{\circ}C$ $\pm 2^{\circ}C$ with the bias cycled and maintain at that temperature for a minimum of 5 hours.
 - (3) With the cycled bias maintained, allow T_C to go to room temperature (by removal from the cold chamber or termination of forced cooling but with no forced heating) and retain for a minimum of 19 hours after the completion of the 5-hour cold soak. T_C shall not exceed 35°C during this period.
 - (4) Remove bias and subject all devices to subgroup 1 final electrical test to establish continuity of the nichrome or platinum silicide resistors and remove all failed devices from the lot. Count them as screening rejects subject to the POA requirements of 4.2c.
- e. Class B devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein. Class S devices processed by the manufacturer to an altered item drawing shall be programmed prior to burn-in.
- 4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4). Qualification data for subgroups 7 through 11 shall be attributes only.
- 4.3.1 Qualification extension. When authorized by the qualifying activity, for qualification inspection, if a manufacturer qualifies to a faster device type which is manufactured identically to a slower device type on this specification, then the slower device type may be part I qualified by conducting only group A electrical tests and any electricals specified as additional group C subgroups and submitting data in accordance with MIL-M-38510, appendix D (i.e., groups B, C, and D tests are not required).
- 4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

TABLE I. Electrical performance characteristics.

		Conditions 1/	Device	Limi Min I	ts Max	lini+
Test	Symbol	-55°C < T _C < +T25°C	type	11111 1		1
High-level output voltage	V _{ОН}	VCC = 4.5 V; IOH = -2 mA; VIH = 2.0 V; VIL = 0.8 V	02,04,05	2.4		٧
Low-level output voltage	VOL	VCC = 4.5 V; IOL = 8 mA; 2/ VIH = 2.0 V; VIL = 0.8 V	01,02	 	0.5	V
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V; I I N = -10 mA; T _C = 25 °C	01,02		-1.5	 V
Maximum collector cut-off current	ICEX	V _{CC} = 5.5 V; V _O = 5.2 V	01,03		100	 μ Α
High-impedance (off-state) output high current	I I OHZ	V _{CC} = 5.5 V; V _O = 5.2 V	02,04,05		100 	Ι Ι μΑ Ι
High-impedance (off-state) output low current	IOLZ	V _{CC} = 5.5 V;	02,04,05		 -100 	μ Α
High-level input current	IIIH	V _{CC} = 5.5 V; V _{IN} = 5.5 V	01,02		50	μ A
 Low-level input current	IIL	VCC = 5.5 V; VIN = 0.5 V	01,02		 -250 	μ Α
Short circuit output current	Ios	$V_{CC} = 5.5 V;$ $V_{0} = 0.0 V 3$	02,04,05	-10	-100	mA
 Supply current 	Icc	VCC = 5.5 V; VIN = 0; outputs = open	01,02 03,04,05		 185 	m A
Propagation delay time, high-to-low level logic, address to output	t _{PHL1}	VCC = 4.5 V	01,02 103,04 1 05		100 55 80	ns T
Propagation delay time, low-to-high level logic, address to output	tpLH1		01,02 103,04 05		100	ns
 Propagation delay time, high-to-low level logic, enable to output	t _{PHL2}	- †	01,02 103,04		50 30 40	l ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	 Symbol 	Conditions	Device type	Limi Min	 Unit 	
	t _{PLH2}		01,02		50 30	l ns l
logic, enable to output	 	1	05		40	T 1

- 1/ Complete terminal conditions shall be specified in table III.
- $2/I_{OL} = 16$ mA for circuits A, B, D, F, H, I, and J.
- 3/ Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (see table III $\underline{1}/\underline{2}/\underline{3}/$						
Mile 370 - 003 Ceat Fequitiements	Class S devices	Class B devices					
Interim electrical parameters (pre burn-in) (method 5004)	1	1					
Final electrical test parameters (method 5004) for unprogrammed devices	1*,2,3,7*,	11*,2,3,7*,					
Final electrical test parameters (method 5004) for programmed devices	1*,2,3,7*,	11*,2,3,7*, 8,9					
Group A test requirements (method 5005)	1,2,3,7,8,	1,2,3,7,8,					
Group B test requirements (method 5005) subgroup 5	1,2,3,7,8,	N/A					
Group C end-point electrical parameters (method 5005)	N/A	1,2,3,7,8					
Group D end-point electrical parameters (method 5005)	1,2,3,7,8	1,2,3,7,8					

- 1/ * PDA applies to subgroups 1 and 7 (see 4.2c).
- 2/ Any or all subgroups may be combined when using high-speed testers.
- $\underline{3}$ / Subgroups 7 and 8 shall consist of verifying the pattern specified.

- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:
 - a. Electrical test requirements shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For unprogrammed devices, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable.
 - d. For unprogrammed devices, 10 devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail in all three subgroups, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.
- 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:
 - a. Electrical test requirements shall be as specified in table II herein.
 - b. For qualification, at least 50 percent of the sample selected for testing in subgroup 5 shall be programmed (see 3.2.2). For quality conformance inspection, the programmability sample (see 4.4.1.c.) shall be included in the subgroup 5 tests.
 - c. Steady-state life test for class S devices shall be in accordance with table IIa (subgroup 5) of method 5005 of MIL-STD-883, using a circuit submitted to the qualifying activity for approval. If the alternate burn-in conditions are used, the circuit on figure 4 or equivalent shall be used.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-SID-883 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - Test condition D or E, using the circuit shown on figure 4, or equivalent.
 - (2) $T_A = +125^{\circ}C$ minimum.
 - (3) Test duration 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
 - c. For qualification, at least 50 percent of the sample selected for testing in subgroup 1 shall be programmed (see 3.2.2). For quality conformance inspection, the programmability sample (see 4.4.1c) shall be included in the subgroup 1 tests.
- 4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.
- 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

- 4.6 Programming procedure identification. The programming procedure to be utlized shall be identified by the manufacturer's circuit designator. The circuit designator is cross referenced in 6.5 herein with the manufacturer's symbol or FSCM number.
- 4.7 Programming procedure for circuit A. The programming characteristics of table IVA and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6A and the programming characteristics of table IVA shall apply to these procedures.
 - b. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL compatible. An open circuit shall not be used to address the PROM.
 - c. Apply VpL voltage to Vcc.
 - d. Bring the CE_X inputs high and the CE_X inputs low to disable the device. The chip enables are TTL compatible. An open circuit shall not be used to disable the device.
 - e. Disable the programming circuitry by applying a voltage of $\rm V_{OPD}$ to the outputs of the PROM.
 - f. Raise V_{CC} to V_{PH} with rise time less than or equal to t_{TLH} .
 - g. After a delay equal to or greater than t_{01} , apply only one pulse with amplitude of v_{0pE} and duration of v_{0pE} to the output selected for programming. Note that the PROM is supplied with fuses intact, which generates an output high. Programming a fuse will cause the output to go low.
 - h. Lower v_{CC} to v_{PL} following a delay of t_{D2} from programming enable pulse applied to an output.
 - i. Enable the PROM for verification by applying V $_{
 m IL}$ to $\overline{
 m CE}_{
 m X}$ and V $_{
 m IH}$ to CE $_{
 m X}$.
 - j. Apply V_{PHV} to V_{CC} and verify bit is programmed.
 - k. Repeat 4.7a through 4.7j for all other bits to be programmed in the PROM.
 - If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.8 Programming procedure for circuit B. The programming characteristics of table IVB and the following procedures shall be used for programming the devices:
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6B and the programming characteristics of table IVB shall apply to these procedures.
 - b. Apply v_{IH} to $\overline{\text{CE}}_1$ and the binary address of the PROM word to be programmed. Raise v_{CC} to v_{CCP}
 - c. After a t_0 delay, apply only one V_{0p} to the output to be programmed high. Apply V_{0p} to one output at a time.
 - d. After a t_0 delay, a pulse \overline{CE}_1 to a V_{TL} level for a duration of t_0 .
 - e. After t_0 and a t_0 delay, remove V_{0p} from the programmed output.
 - f. Other bits in the same word may be programmed sequentially while the V_{CC} input is at the V_{CCP} level by applying V_{OP} pulses to each output to be programmed and pulsing \overline{CE}_1 to the V_{IL} level, allowing for proper delays between V_{OP} and \overline{CE}_1 .

- g. Repeat 4.8b through 4.8e for all bits to be programmed.
- h. To verify programming, lower V_{CCP} to V_{CC} . Connect a 10 kilohm resistor between each output and V_{CC} . Apply V_{IL} to \overline{CE}_1 input. The programmed outputs should remain in the high state and the unprogrammed outputs should go to the low level.
- If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.9 Programming procedures for circuit C, device types 02 and 04. The programming characteristics of table IVC, and the following procedures shall be used for programming device types 02 and 04.
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6C, device types 02 and 04, and the programming characteristics of table IVC, device types 02 and 04, shall apply to these procedures.
 - b. Terminate all device outputs with a 10 kilohm resistor to $v_{\text{CC}}.$ Apply v_{IH} to $\text{CE}_1.$
 - c. Address the PROM with the binary address of the selected word to be programmed. Raise VCC to VCCP.
 - d. After a $t_{\bar{0}}$ delay (10 μs), apply only one VOUT pulse to the output to be programmed. Program one output at a time.
 - e. After a t_D delay (10 μs), pulse \overline{CE}_1 input to logic "0" for a duration of t_D .
 - f. After a t_0 delay (10 μs), remove the V_{OUT} pulse from the programmed output. (Programming a fuse will cause the output to go to a high-level logic in the verify mode.)
 - g. Other bits in the same word may be programmed sequentially while the V_{CC} input is at the V_{CCP} level by applying V_{OUT} pulses to each output to be programmed allowing a delay to t_D between pulses as shown on figure 6C.
 - h. Repeat 4.9b through 4.9g for all other bits to be programmed.
 - i. To verify programming, after to (10 μs) delay, lower VCC to VCCH and apply a logic "O" level to CE1 input. The programmed output should remain in the "1" state. Again, lower VCC to VCCL and verify that the programmed output remains in the "1" state.
 - j. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.10 Programming procedure for circuit C, device type 05. The programming characteristics of table IVC, device type 05, and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The output pins shall be terminated with a 10K ohm resistor to GND and bypass YCC to GND with a 0.01 µF capacitor. The waveforms on figure 6C, device type 05, and the programming characteristics of table IVC, device type 05, shall apply to these procedures.
 - b. Disable the device by applying V_{IH} to $\overline{\text{CE}}_2$ input and V_{IL} to $\overline{\text{CE}}_1$. The chip enable pins are TTL compatible.
 - c. Apply V_{II} to all other pins.
 - d. Addressed the PROM with the binary address of the selected word to be programmed and reset T_p = 5 μs . Address inputs are TTL compatible.

MIL-M-38510/210D

- e. After a delay of TD₁, raise the V_{CC} pin to V_{CCp}.
- f. After a delay of TD2, raise the corresponding output pin to v_{0} pp.
- g. After a delay of TD3, lower CE2 to V_{IL} for a duration of T_p and simultaneously lower the output to V_{IL} and wait TD4.
- h. Return the CE2 to VIH.
- i. Wait TD5 and lower VCC to VCCv.
- j. Wait TD₆ and lower \overline{CE}_2 to V_{1L} for the duration of T_V .
- k. A properly blown fuse will read VOL and unblown fuse will read VOH.
 - 1. If the fuse is blown, go to n.
 - 2. If the fuse is unblown, to to 1.
- 1. If T_p is less than 30 μs , increment T_p by 5 μs and go to e. If T_p is \geq 5 μs go to m.
- m. If T_n is > 30 μ s, the device is a reject.
- n. After a delay of TD7, select the next output or address to be programmed.
- Repeat steps 4.10d through 4.10k until all required addresses are programmed.
- p. To verify the program keep V_{CC} pin at V_{CCV} . Apply V_{IL} to CE_2 . The programmed fuse will go to the low level and unblown fuse shall remain in the high level.
- 4.11 Programming procedure for circuit D. The programming characteristics on table IVD and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6D and the programming characteristics of table IVD shall apply to these procedures.
 - b. Select the word to be programmed by applying the appropriate voltages to the address pins as well as the required voltages to chip enable pins to select the device.
 - c. Apply the proper power, V_{CC} = 6.5 V, GND = 0 V.
 - d. Verify that the bit to be programmed is in the "O" logic state.
 - e. Enable the chip for programming by application of the chip enable voltage, $V_{p(CE1)}$ = 21.0 V to CE_1 (pin 20). CE_2 and CE_3 should be left high.
 - g. Apply I_{0p} programming current ramp to the output to be programmed. The other outputs shall be left open. Only one output may be programmed at a time. During the rise of the current ramp, the required current will be achieved to program the junction. As programming occurs a drop in voltage can be sensed at the output of the device. Upon detection of V_{ps} , the current shall be held for t_{hap} and then shut off.
 - h. Verify that the programmed bit is in the "1" logic state. Lower $Vp(CE_1)$ to 0 V and read the output.

Note: The PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high-level logic in the verify mode.

- Lower V_{CC} to 0 V. The power supply duty cycle shall be equal to or less than 50 percent.
- j. If the bit verifies as not having been programmed at V_{CC} = 6.5 V, then repeat the programming ramp sequence up to 15 times until the bit is programmed. If after 16 programming attempts, the bit does not program, then the device shall be considered a reject.
- k. If the bit verifies as having been programmed at V_{CC} = 6.5 V, then one of the following two conditions shall be followed:
 - (1) If the current required to program was less than $I_{0p}(\max)$, then proceed to step 1.
 - (2) If the current required to program was equal to or greater than $I_{OP}(\max)$, then the device shall be considered a reject and no further attempts at programming other bits shall be attempted.
- 1. Repeat 4.11a through 4.11k for all other bits to be programmed.
- m. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.12 Programming procedure for circuit E. The programming characteristics for this device have been discontinued.
- 4.13 Programming procedure for circuit F. The programming characteristics on table IVF and the following procedures shall be used for programming the devices:
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6F and the programming characteristics of table IYF shall apply to these procedures.
 - b. Raise V_{CC} to 5.5 V.
 - c. Address the PROM with binary address of the selected word to be programmed. Address inputs are TTL compatible.
 - d. Disable the chip by applying VIH to the $\overline{\text{CE}}$ inputs and VIL to the CE inputs. The chip enable inputs are TTL compatible.
 - e. Apply the Vpp pulse to the programming pin $\overline{\text{CE}}_1$. In order to insure that the output transistor is OFF before increasing voltage on the output pin, the program pins voltage pulse shall precede the output pins programming pulse by T_{D1} and leave after the programming pins programming pulse by T_{D2} (see figure 6F).
 - f. Apply one V_{OUT} pulse with duration of t_p to the output selected for programming. The outputs shall be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.


Note: The PROM is supplied with fuses generating a high-level logic output. Programming a fuse will cause the output to go to a low-level logic in the verify mode.

- g. Other bits in the same word may be programmed sequentially by applying $\gamma_{0\,UT}$ pulses to each output to be programmed.
- h. Repeat 4.13b through 4.13g for all other bits to be programmed.

- i. Enable the chip by applying V_{IL} to the \overline{CE} inputs and V_{IH} to the CE inputs, and verify the program. Verification may check for a low output by requiring the device to sink 12 mA at V_{CC} = 4.2 V and 0.2 mA at V_{CC} = 6.2 V at T_{C} = 25°C.
- j. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.14 Programming procedure for circuit G. The programming characteristics of table IVG and the following procedures shall be used for programming:
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6G and the programming characteristics of table IVG shall apply to these procedures.
 - b. Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to one or more 'active low' chip Enable inputs. NOTE: Address and Enable inputs must be driven with TTL logic levels during programming and verification.
 - c. Increase VCC from nominal to VCCP (10.5 \pm 0.5 V) with a slew rate limit of IRR (1.0 to 10.0 V/µs). Since VCC is the source of the current required to program the fuse as well as the ICC for the device at the programming voltage, it must be capable of supplying 750 mA at 11.0 V.
 - d. Select the output where a logical high is desired by raising that output voltage to V_{OP} (10.5 ±0.5 V). Limit the slew rates to IRR (1.0 to 10.0 V/µs). This voltage change may occur simultaneously with the V_{CC} increase to V_{CCP} , but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of 20 kilohms minimum (remember that the outputs of the device are disabled at this time).
 - e. Enable the device by taking the chip Enable(s) to a low level. This is done with a pulse PWE for 10 μ s. The 10 μ s duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
 - f. Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing v_{CC} to 5.0 V (±0.25 V). The device must be Enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I_{OL} and I_{OH} limits.
 - g. If the device is not to be tested for V_{OH} over the entire temperature range subsequent to programming, the verification of step 4.12f is to be performed at a V_{CC} level of 4.0 volts (± 0.2 V). V_{OH} , during the 4 volt verification, must be at least 2.0 volts. The 4-volt V_{CC} verification assures minimum V_{OH} levels over the entire temperature range.
 - h. Repeat 4.14b through 4.14f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of V_{CC} at the programming voltage must be limited to a maximum of 25 percent. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.
 - If any bit does not verify as programmed, it shall be considered a programming reject.

- 4.15 Programming procedure for circuit H. The programming characteristics of table IVH and the following procedures shall be used for programming the devices.
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6H and the programming characteristics of table IVH shall apply to these procedures.
 - b. Address the word to be programmed, apply 5 volts to V_{CC} and active levels to all chip Enable inputs.
 - c. Verify the status of a bit location by checking the output level.
 - d. Decrease VCC to O volts.
 - e. For bit locations that do not require programming, skip steps 4.15f through 4.151.
 - f. Increase V_{CC} to $V_{CC(pr)}$ with a minimum current capability of 250 milliamperes.
 - g. Apply Vs(pr) to all chip Enable inputs. I $_{I}$ $_{\leq}25$ milliamperes. Active-high enables may be left high.
 - h. Connect all outputs, except the one to be programmed, to $v_{\text{IL}}.\,$ Only one bit is to be programmed at a time.
 - Apply the output programming pulse for 20 microseconds. Minimum current capability of the programming supply should be 250 milliamperes.
 - j. After terminating the output pulse, disconnect all outputs from \textbf{V}_{IL} conditions.
 - k. Reduce the voltage at CE input to VIL.
 - 1. Decrease VCC to 0 V.
 - m. Return to 4.15e until all outputs in the word have been programmed.
 - n. Repeat 4.15c through 4.15l for each word in memory.
 - o. Verify programming of every word after all words have been programmed using $v_{\rm CC}$ values of 4.5 and 5.5 volts.
 - p. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.16 Programming procedures for circuit I. The programming characteristics in table IVI and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6I and the programming characteristics of table IVI shall apply to these procedures.
 - b. Terminate all outputs with a 300-ohm resistor to V_{ONP} . Apply V_{IHP} to the $\overline{CE}2$, CE3, and CE4 inputs and V_{ILP} to the $\overline{CE1}$ inputs.
 - c. Address the PROM with the binary address of the selected word to be programmed. Raise V_{CC} to V_{CCP} .
 - d. After a delay of t1, apply only one V_{QP} pulse with a duration of tp, t2 and $d(V_{QP})/dt$ to the output selected for programming. After a delay of t2 and $d(V_{QP})/dt$, pulse CE2 from V_{IHP} to V_{CEP} for the duration of tp, $2d(V_{CE})/dt$, and t3; CE2 is then to go to V_{ILP} level.
 - e. To verify programming after $\overline{\text{CE1}}$ has been set to V_{ILP} , lower V_{CCL} after a delay of t4. The programmed output should remain in the logic 'l' state.

- f. The outputs should be programmed one output at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
- q. Repeat 4.16b through 4.16f for all other bits to be programmed.
- h. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.17 Programming procedures for circuit J. The programming characteristics in table IVJ and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6J and the programming characteristics of table IVJ shall apply to these procedures.
 - b. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
 - c. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
 - d. Disable the programming circuitry by applying an Output Voltage Disable of less than $V_{\rm OPD}$ to the output of the PROM. The output may be left open to achieve the disable.
 - e. Raise VCC to VpH with rise time equal to tr.
 - f. After a delay equal to or greater than t_d , apply a pulse with amplitude of Vope and duration of t_p to the output selected for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
 - g. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
 - h. Lower V_{CC} to 4.5 volts following a delay of t_d from the last programming enable pulse applied to an output.
 - i. Enable the PROM for verification by applying a logic "0" (V $_{\mbox{\scriptsize IL}}$) to the $\mbox{\scriptsize CS}$ input.
 - j. Repeat 4.17a through 4.17i for all other bits to be programmed in the PROM.
 - k. If any bit does not verify as programmed, it shall be considered a programming reject.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.



01 NC A0 A1 A2 A3 A4 11 10 9 8 7 6 5 02 12 A₅ 03 13 A 7 GND NC NC 0 4 16 V_{CC} 05 17 **A** 8 ⁰6 18 A 9 19 2 21 22 23 24 25 07 08 NC CE3 CE2 CE1 A10

Case 3

TOP VIEW

FIGURE 1. Terminal connections.

Devices types 01, 02, 03, and 04

	<u>6</u> /	<u>6</u> /	<u>6</u> /					Ad	dres	s								Da	ta			
Word No.	CE ₁	CE2	CE3	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A _O	08	07	06	05	04	03	02	01
NA	L H	H X	H	X	X X	X X	X X	X X	X X	X X	X	X X	X X	X X	5/ 0C	<u>5/</u> 0c	<u>5/</u> 0C	5/ 0c	<u>5/</u> 0c	5/ 0C	<u>5/</u> OC	<u>5</u> / 0c

Device type 05

	<u>6</u> /	<u>6</u> /		Address									Data					
Word No.	CE ₁	CE ₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	А ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A _O	04	03	02	01
NA	H	L X	X X	X X	X X	X	X X	X X	X X	X X	X	X X	X X	X X	5/ 0C	5/ 0C	5/ OC	5/ OC

NOTES:

- NOTES:

 1. NA = Not applicable.

 2. X = Input may be high level, low level or open circuit.

 3. OC = Open circuit (high resistance output).

 4. Program readout can only be accomplished with enable input at low level.

 5. The outputs for an unprogrammed device shall be high for circuits A, C (device type 05), E, F, and J and low for circuits B, C (device types 02, 04), D, G, and I.
- 6. Enable inputs are ANDED.

FIGURE 2. Truth table (unprogrammed).

Device types 01 and 02 Circuit A




FIGURE 3. Functional block diagrams.

Device type 05 Circuit A




FIGURE 3. Functional block diagrams - Continued.

Device types 01 and 02 Circuit B




FIGURE 3. Functional block diagrams - Continued.




FIGURE 3. Functional block diagrams - Continued.




FIGURE 3. Functional block diagrams - Continued.

Device types 02, 03, and 04 Circuit D

LOGIC DIAGRAM




FIGURE 3. Functional block diagrams - Continued.

Device type 02 Circuits F and I




FIGURE 3. Functional block diagrams - Continued.

Device type 01 Circuit G




FIGURE 3. Functional block diagrams - Continued.

Device type 02 Circuit G





FIGURE 3. Functional block diagrams - Continued.






FIGURE 3. <u>Functional block diagrams</u> - Continued.





FIGURE 3. Functional block diagrams - Continued.

Device types 01, 02, 03, and 04



NOTES:


- 1. $R=560\Omega\pm5\%$ for circuits C, G and J (300 $\Omega\pm5\%$ for circuit A, B, F, and H devices, and 270 $\Omega\pm5\%$ for circuit I and circuit D devices). All outputs shall have separate identical loads.
- 2. All pulse generators have the following characteristics: $V_{\rm IL} = -1.5$ V minimum to 0.8 V maximum; $V_{\rm IH} = 2.0$ V minimum to 5.5 V maximum; 50% \pm 15% duty cycle and frequencies as specified in note 4. 3. V_{CC} shall be high enough to insure 5.0 V minimum at the device V_{CC} terminal.
- 4. Input frequencies are as follows:

Input	Frequency (±50%)
Q_{0}	f ₀ = 100 kHz Min
Q ₁	$f_1 = 1/2 f_0$
q_2	$f_2 = 1/2 f_1$
Q_3^-	$f_3 = 1/2 f_2$.
Q ₄	$f_4 = 1/2 f_3$
Q ₅	$f_5 = 1/2 f_4$
Q ₆	$f_6 = 1/2 f_5$
$^{ m Q}_{7}$	$f_7 = 1/2 f_6$
Q ₈	$f_8 = 1/2 f_7$
Q_{9}	$f_9 = 1/2 f_8$
^Q 10	$f_{10} = 1/2 f_9$
Q ₁₁	$f_{11} = 1/2 f_{10}$
Q ₁₂	$f_{12} = 1/2 f_{11}$
^Q 13	$f_{13} = 1/2 f_{12}$

FIGURE 4. Burn-in and life test circuit.

MIL-M-38510/210D

Device type 05



- NOTES:

 1. $R = 300\Omega \pm 5\%$ for circuits A and C. All outputs shall have separate identical loads.

 2. All pulse generators have the following characteristics:

 VIL =-1.5 V minimum to 0.8 V maximum; VIH = 2.0 V minimum to 5.5 V maximum;


 50% $\pm 15\%$ duty cycle and frequencies as specified in note 4.

 3. V_{CC} shall be high enough to insure 5.0 V minimum at the device V_{CC} terminal.
- Input frequencies are as follows:

-	
Input	Frequency (±50%)
q_0	$f_0 = 100 \text{ kHz Min}$
q_1	$f_1 = 1/2 f_0$
Q ₂	$f_2 = 1/2 f_1$
q_3^2	$f_3 = 1/2 f_2$
Q_4	$f_A = 1/2 f_3$
Q ₅	$f_5 = 1/2 t_4$
q_{6}^{3}	$f_6 = \frac{1}{2} f_5$
Q ₇	$f_7 = 1/2 f_4$
Q ₈	$f_8 = 1/2 f_7$
q_9	$f_9 = 1/2 f_8$
Q ₁₀	$f_{10} = 1/2 f_9$
Q11	$f_{11} = 1/2 f_{10}$
Q ₁₂	f ₁₂ = 1/2 f ₁₁
Q ₁₃	$f_{13} = 1/2 f_{12}$

FIGURE 4. Burn-in and life test circuit - Continued.

Device types 01, 02, 03, and 04




NOTES:

- 1. Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting read-only memory.

 2. C_L = 30 pF minimum, including jig and probe capacitance; R₁ = 330Ω ±25% and
- $R_2 = 6800 \pm 20\%$.
- 3. Outputs may be under load simultaneously.

FIGURE 5. Switching time test circuit.




NOTES:

- Test table for devices programmed in accordance with an altered item drawing may be replaced by the euquivalent tests which apply to the specific program configuration for the resulting read-only memory.

 2. C_L = 30 pF minimum, including jig and probe capacitance; R₁ = 330Ω ±25% and
- $R_2 = 680\Omega \pm 20\%$.
- 3. Outputs may be under load simultaneously.

FIGURE 5. Switching time test circuit - Continued.



NOTE:
1. All other waveform characteristics shall be as specified in table IVA.

FIGURE 6A. Programming voltage waveforms during programming for circuit A.






FIGURE 6B. Programming voltage waveforms during programming for circuit B.



NOTE: All other waveform characteristics shall be as specified in table IVC.

FIGURE 6C. Programming voltage waveforms during programming for circuit C, device types 02 and 04.



*Current clamp or voltage clamp will be needed.

FIGURE 6C. Programming voltage waveforms during programming for circuit C, device type 05 - Continued.





FIGURE 6D. Programming voltage waveforms during programming for circuit D.

FIGURE 6E. Programming waveforms for circuit E have been discontinued.



NOTES:

Output load is 0.2 mA and 12 mA during 7.0 V and 4.0 V check, respectively.
 All other waveform characteristics shall be as specified in table IVF.

FIGURE 6F. Programming voltage waveforms during programming for circuit F.




FIGURE 6G. Programming voltage waveforms during programming for circuit G.





FIGURE 6H. Programming voltage waveforms during programming for circuit ${\tt H}_{\bullet}$



NOTES:

- All delays between edges are specified from completion of the first edge,
- not midpoints. Delays t_1 , t_2 , t_3 , and t_4 must be greater than 100 ns; maximum delays of 1 μs are recommended to minimize heating during programming. 3. During t_V the output being programmed is switched to the load R and verified.
- 4. Outputs not being programmed are connected to $V_{\mbox{\scriptsize ONP}}$ through resistor which provides output current limiting.

FIGURE 61. Programming voltage waveforms during programming for circuit I.





FIGURE 6J. Programming voltage waveforms during programming for circuit J.


Device types 01, 02, 03, and 04



- 1. R_1 = 4.7 k Ω ±5%. All bit outputs shall have separate identical loads.
- All address inputs shall be either high, low, or open.
 Burn-in circuit may be used to perform this test. (See 4.2 d.) All address input shall be either high, low, or open.

FIGURE 7. Freeze-out test bias configuration.

Device type 05



NOTES:

- 1. R_1 = 4.7 k Ω ±5%. All bit outputs shall have separate identical loads.
- All address inputs shall be either high, low, or open.
 Burn-in circuit may be used to perform this test. (See 4.2 d.) All address input shall be either high, low, or open.

FIGURE 7. Freeze-out test bias configuration - Continued.

IABLE III. Group A inspection for device types 01 and 03. (Autputs not designated are open or resistive coupled to GAID or voltage. Inputs not designated are high $\geq 2.9~\rm M~\odot~\odot~8~V$.

Unit				\$			E
	ž	°	5	25.	8	§	£
-	r r			0,			
Measured		# \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	000000000000000000000000000000000000000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	24525252525488	000000000000000000000000000000000000000)
5	, CC	> 	. ,	> w::::::::::::::::::::::::::::::::::::			
3	8	₹	2	. o . s	> S		<u> </u>
3		-10 -10	Žk:::::	9.5 V	5.5 V 5.5		3
3	۸۱٥	1 01-	≈	9.5			95
 R	 EE	£ 01-	> &::::::	y \$.0	A 5:5	_=	3
	CE	-10 %	200	0.5 V	5.5 V	, s. o	
		1	> 0	> °.0	8.5 V	0.5	. <u> </u>
			·			5.2 v	
 91	0,)£			5.2 v	
	90		×13			5.2 v	
 =	20		<u> </u>			5.2 ¥	
 E			81			5.2 V	
12	95	8		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
 =	6		Ř1			5.2 v	
	20		<u> </u>			5.2 v	
) Fi			5.2 V	
			/2	\$ 0	\$ · 5 · 5		
		1	2	y \$.	5.5 Y		
		1	2	, o	\$.5 v		
	+-	<u>-</u>	2	> s.	» «,		
	+-		ŵ	, s	s. s.		- -
	+-	101-101	2,	y s.	5.5 v		1
	-	• • • • • • • • • • • • • • • • • • •	12 71	» .c.	> 'S'		-
		1 9 9	/2/1	× 5.0	> v		-
Cases			23.02.02.02.02.02.02.02.02.02.02.02.02.02.		23 28 33 28 44 44 44 44 44 44 44 44 44 44 44 44 44	252.25.25.25.25.25.25.25.25.25.25.25.25.	+
F-	STD-883-		7000	60	0		_
-	Symbol ST	2	, or		Ξ.	, ce x	
-	Subgroup 15y	1, 1, 25°C					

TABLE III. Group A inspection f or device types 01 and 03 - Continued. Couputs not designated are open or 7 esistive coupled to $540~\rm Ge$ voltage. Terminal conditions: inputs not designated are high $2.0~\rm V$ or $<0.8~\rm W.$

Cuharana		Sombol ISTO-883.	Cases 1 J.K	_	2	<u></u>						•	6	22	=	22	2	=			91		<u>e</u>	61	02	12	22	23	24	7	Test limits		
		method	Test no.	A.	9	- ¥-	₹ 		¥ -				10	20	60	Org.	*		 		0, (90	CE3	CE2	CE,	A10	6	29	۸۵۵	T terminal	- - -	¥e.	 :
~	Same	Same tests, terminal conditions, and limits as for subgroup 1, except Γ_{C} = +125 $^{\circ}C$	ina] com	ditions,	and 11s	nits as	for sub	group 1	, except	, r J.	J_\$21																						r
	Same	Same tests, terminal conditions, and limits as for subgroup 1, except Γ_{C} * -55 $^{\circ}\mathrm{C}$	inal con	ditions,	and 15s	atts as	for sub	group 1	, except	- + J:	J. 99.																						
, 25°C	Funct- I fonal Lests	⇒ ₁	8 	≯ ₁	> ₁	⇒ ₁	⇒ı 	→ 1	→ 1		⇒ ,		→ ,	⇒ i	3 1	95	> 1	- -		 ≩i	 >ı	 - -	 ⇒ ₁		→	a	⇒ ı	-	3 1	Outputs			
	Same	Same tests, terminal conditions, and limits as for subgroup 7, except $T_{\rm C}$ = *125°C and -55°C.	inal con	ditions,	and 1fe	ats as	for sub	group 7	, except	. L	, 128°C	. 55- PHI	ن																				r
2,58° = 21	CPR.1	GALPAT FF19. 5 Sequen- Itial F19. 5	2222	18 68 64 64 18 18 18 18 18 18 18 18 18 18 18 18 18 1	 (2) (2) (3) (4) (5)	>>>≥ 	 (@@@@v	~~~~~ ~~~~~~	~~~~~ ~~~~~~		~~~~~		3,	٠	۵	8	ò		6		ò		5.5 × 8.5 × 188	5.5.5 V 8.5.5 V	88 86 88 86	्य क्वा क्वा क	2 (2 (B) (B)	27,50,50	। व्यक्तियार	Outputs		77.	
<u>e</u>	Same	Same tests, terminal conditions, and limits as for subgroup 9, except T_{C} = *125°C.	inal con	ditions,	and 1fi	mits as	for sub	group 9	, except	t T _C - •	125°C.																						
=	Same	Same tests, terminal conditions, and Hmits as for subgroup 10, except $T_{\rm C}$ = -55°C.	ine) con	ditions	and 11	míts as	for sub	group 1	O, excep	اد آد •	-55°C.																						

			>	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			<u> </u>	
t	ž		 5:.		9.6			8
Test limits	<u>.</u>					······	0	
Measured terminal			7 4 4 4 4	\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$	10000000000000000000000000000000000000	000000000000000000000000000000000000000	8 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10	**************************************
		ر ر					> 	
	23	> go		10 \$	75/13/	2/15/ 16/17/	0.5 ×	5.5
	22		 	¥ 01-	7	2/15/ 15/17/	A 5 : 0	5.5
- 52	12	•		-10 F	/2/3/	2/15/ 16/17/	0.5 ¥	\$ 5.5
74	02	- <u>*</u> -		<u>-</u>	» «······		y 5.0	y 5.5
23	61	CE - 1		1	7 0		v s.o	× 5:5
22 - 22		CE3		1	»		A 5.0	8.5 V
		80) is	1 ×		
 	11				- 	¥ 2.		
61 - 6	91	0,			<u>}</u>	1		
		8			≥ = = = = = = = = = = = = = = = = = = =	¥ 2		
	=				· · · · · · · · · · · · · · · · · · ·	1		
92	= 	°				7		
=	2	3						
2	=		; 					
1 8 9 11 12 13 14	9	غ - ا	5 					
=			5					» »
6	•		2	1 9	24			
			₹	*	2	=		
		, [2	10	2			» » » » » » » » » » » » » » » » » » »
	, "	,	F	1	7		, s.	, , , , , , , , , , , , , , , , , , ,
5	,	•	7	1 01-	/2/13/			
	-	 -		\$ 0-	25			3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
-	,	2	و	101	27			
-	2		2	1 0	77.	2/14/ 15/16/		5.5 V
Case	Tases	13,K,L -			51 51 51 61 61 61 61 61 61 61 61 61 61 61 61 61	22 25 25 25 25 25 25 25 25 25 25 25 25 2	25. 25. 25. 25. 25. 25. 25. 25. 25. 25.	
F.	MIL- STD-883- method	+			200	8	3000	000
-	Symbol [S]			2	70	¥		<u> </u>

TABLE III. Group A inspection for device types 02 and 04 - Continued. (Outputs not designated are open or resistive coupled to GMD or voltage. Terminal conditions: inputs not designated are high $\gtrsim 0$. Or < 0.8 V.

			Case 1	~		-		9	-	60	6	=	21	13	=	16		92	52	8	22	23	24	52	56	22	82				
Subgroup	Symbol	STD-883-	Cases		~				9			6	2	=	21	=	=	52	9	-	<u>82</u>	62	8	2	22	23	24	T terminal	lest limits	5	š
			lest				-	-	4		4	á	8	á	93	0	8		6			CE,	F.		2	₹	<u>د</u>			 Ž	
			į	7	ę	·	7	?	7	-	-	-	.	,			, _	,		, 	, 	,	_}	:	<u>,</u>	,	3				
1.c25°C	10HZ											¥ 2.2 ×		>	g	5.2 V		5.2 ¥	5.2 v	5.2 v	» .vi	» «: • • • • • • •					> %:::::::	846689355		8	₹
	1012		73 73 73 73 73									y	. 0.5	s: 0		0.5 v	¥ 5.0 l	0.5 ¥	4 5.0	A 5.0								606653351	<u></u>	8	
	20	<u> </u>	7.7.7.7.8 7.7.8 8.2.8.9 8.8.8.9 8.8.9.9	14/2/ 115/16/ 17/	2/15/ 12/16/ 17/ 17/ 17/	2/15/ 16/17/	2/15/ 16/17/	2/15/ 16/II/	13/2/ 115/16/	16/T/ 16/T/	18/2/ 15/16/ 17/	3	9	9		емо		g	gng .	<u> </u>	×	*	×	2/15/ 116/17/	16/II/	2/15/ 116/17/		00 00 00 00 00 00 00 00 00 00 00 00 00	2	8	1
	25	3005	£	98	3	8	8	3	3	3	3												GND	ane	GND	98 		, Acc		- 58	
2	Same te	Same tests, terminal conditions, and limits as for subgroup 1, except $T_{\rm C}$ = +125 $^{\circ}{\rm C}$	inal con	ditions,	and limit	ts as fo	r subgro	'up 1, es	xcept T _C	. +125	ي ا																				
3	Same te	Same tests, terminal conditions, and limits as for subgroup 1, except TC = -55°C	final con-	ditions,	and 14mg	ts as fo	ır subgre	Nup 1, e.	scept T _C	55					,																
7 11c = *25°C	Funct- ional tests	> 1	2	⇒ i	⇒ 1	\$,	3 1	≥ 1	⇒ 1	3 1	3 1	> ₁	>ı 	> 1	GWD	> 1	<i>1</i> 1	<i>\int</i>	<i>/</i> •	<i>)</i>	>i 	> 1		⇒ ı	> 1	⇒ ₁	>	Outputs		⇒ i	
	Same te	Same tests, terminal conditions, and limits as for subgroup 7, except $T_{C} \times ^{125}{}^{\circ}\text{C}$ and	ifnal con	ditions,	and 11m	ts as fe	ır subgr	oup 7, e	xcept T _C	* 1125		.55°c.																			
1c = .25°C	15 PH 1 15 PH 1 15 PH 2 15 PH 2	GALPAT GALPAT Fig. 5 Sequen- Itial Fig. 5	 88 		198987157	(क्राइव्याच्य	2 15 18 18 18 18 18 18 18 18 18 18 18 18 18	(ब्रब्धर्यर		(व्यक्तर्यर		»···	3	···	9	>	۵	»	3k	»	2.5.5 7.5.5 ¥		6WD 6WD 8/8	। स्टब्स् 	। প্রপ্রথাত		(ब्बर्बर्शर	Outputs		ン	ĕ
01	Same te	Same tests, terminal conditions, and limits as for subgroup 9, except $T_{\rm C}$ = *125°C.	ninal con	ditions,	and 15m	its as fa	or subgr	oup 9, e	xcept T _C	* * 125	ن																				
=	Same te	Same tests, terminal conditions, and Hmits as for subgroup 10, except $T_{\rm C}$ = -55°C.	ifnal con	ditions,	and 11m	its as fe	or subgr	oup 10.	except 1	55	ن					 															

TABLE III. Group A inspection for device type 05. (Outputs not designated are open or resistive coupled to GNO or voltage. Terminal conditions: Inputs not designated are high $\underline{\chi}$ 2.0 V or $\underline{\zeta}$ 0.8 V.

 -						
E E		>:::::::::::			<u> </u>	
imits	že ž	-1.5	6			8
Test limits	Ē			4	0	
Measured	termina	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	00000 00000	00334	\$ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	A A A A A A A A A A A A A A A A A A A
R	ر رد	> Willinin			> w::::::::::::::::::::::::::::::::::::	
<u>-</u>		-10	≈		¥ 5.0	1
18	A ₁₀	-10 ma/	/2		v 8.0	× 5. 5. ×
17	A11 /	1- 1-	2		0.5 V	5.5 V
91	 	-10	8		0.5 V	5.5 v
13	TE2 10	01-	0.8 V		\$.00	5.5 ×
	- <u>1</u> -		3/	-2 II		
			<u>≈</u> 1	- 5 - E		
~	03		≥	1		
F-	- 40		بع	-5 M		
_	OH9	S				
Ē-		,10 *	2/19/	2	v s . 0	s s
6-	- ₽	101- 101-		/2	s. 0	S. S. Y
8			/61/2			
	V 2		/5/13/	21	\$ 50	\$ 5.
9	A3	-10	/61/2	2	> 5. 0	8.5 V
5	7	1 01-	75/13/	2	» s:	5.5 ¥
-	 \$2	101	/51/2	2	0.5 V	5. 5 *
	9	1 01-	/61/2	≈	0.5 v	8.5 V
2	 	01-	2:		0 · 0	× 5.5
	- \rac{1}{4}	101-1-1	/2/1	~····	» s. 0	s.
se	rest A8	13 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	117 - 118 - 119 - 1	52.52	2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	7 8 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
22	STD- Te		700	90	60	H11
	Symbol Symbol			но,	=	Ξ
-		<u>,</u>	, ,		_	
	Subgroup	T _{C =} 25°C			·	
		, p				[

TABLE 111. Group A inspection f or device type 05 - Continued. Terminal conditions: loguts not designated are open or resistive coupled to GMD or voltage. Terminal conditions: Inputs not designated are high ${\sim}2.0~V$ or ${\sim}0.8~V$

			456	-	-	-	*	2	9	_	_	6	19	ш	12	E	14	15	1 91	1	18	- 61	200	_	Test limits		_
Subgroup	Symbol	MIL- STD- 883	29 ES	88		و پ		7	A3	24	¥.	Q.	GND	7 0	6	20	10	CE2	F.	γ11 _V 1	A10	<u>*</u> -	, CC	Measured Lerminal		ă X	
1 T _C = +25°C	ZH01		55.55										9	5.2 ¥	5.2 ¥	5.2 ¥	5.2 ¥	> 'C' : : :	> 				> ·	002334		100 Y	-
	1012		55 57 58		 									V 8.0	0.5 V	٥.5 ٧	V 2.0							002		-100	
	108		62.05	≈	≈	2	2	≈	2	≈	%• · ·	≈		OW.	3	3	9	> : ·	o.5	≈	2	7		0500	9* * *	100-	
	3	3005	63	93	 §	3	3	3	3	3	3	green —						3	GNS	 G	ON9	 g		22,	-Ē-	981	
2	Same t	Same tests, terminal conditions, and limits as for subgr	ilnal c	condition	i, and li	ieits as	for sub		oup 1, except	T _C * *125°C.	25°C.																
e .	Same t	Same tests, terminal conditions, and limits as for subgr	ina]	ondition:	i. and li	imits as	for sub	group 1,		except $T_C = -55$ °C.	5°C.																
7 Funct- T _C = +25°C ional tests	Funct- ional tests	3 1	49	⇒ ı	> 1	> 1	> i	/ F	4	7	≯ i	<i>1</i> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GHG	⊋ i	⊋ ı	⇒ 1	> 1	7	⊋ (⇒ ı	 ≥₁	 ≽ı	 >₁	Outputs		 >ı	
æ	- Same t	Same tests, terminal conditions, and limits as for subg	nina) c	condition	s, and l	imits as	for sub	group 7.	, except	except T_{C} = +125°C and T_{C} =	25°C and	ر ء -5	-55°C.								Ì						
T _C = +25°C	tour control	GALPAT Fig.5 Sequen- tial Fig. 5	99 1 69 1 69		186/5/5/	186	(ब्रक्कार्थर	(ब्रह्मर्थ्य	व्यक्तर्यर	व्यक्तर्थ	 स्थिकार्यार	।প্রক্রথত	g	٠. اون	٥٠٠٠	٠٠٠ و	ò	68.0 68.0 68.0 68.0 68.0 68.0 68.0 68.0	(SW)	्स्रकार्था	्रव्यव्यव्य	्रस्त्रक्रार्थ	। व्यव्यव्यं	Outputs		8865	·
2	Same t	Same tests, terminal conditions, and limits as for subgr	wina) c	condition	S, and 1	imits as	for sub	group 9,	, except	except T _C = +125°C.	25°C.																
=_	Same t	Same tests, terminal conditions, and limits as for subgroup 9, except T _C = -55 [*] C.	minal (condition	s, and 1	imits as	for sub	group 9	, except	ار = -5	5°د.															i	

- 1/ For unprogrammed devices, apply 13.0 V on pin 1(A7) and pin 2(A6), for device types 01 and 02, and on pin 1 (Ag) for device type 05 for circuit A devices.
- For programmed devices, select an appropriate address to acquire the desired output state. $v_{\rm IH}$ = 2.0 Y, $v_{\rm IL}$ = 0.8 Y.
- $3/I_{OL} = 8$ mA for circuits C and G.
 - I_{OL} = 16 mA for circuits A, B, D, F, H, I, and J.
- 4/ The functional tests shall verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices (see table II and 3.2.2.2). All bits shall be tested. Terminal conditions shall be as follows:
 - a. Inputs: H = 2.4 V, L = 0.4 V
 - b. Outputs: Output voltage shall be:

H > 1.5 V and L < 1.5 V.

- c. The functional tests shall be performed with V_{CC} = 4.5 V and V_{CC} = 5.5 V.
- 5/ GALPAT (programmed PROM). This program will test all bits in the array, the addressing and interaction between bits for ac performance, tpHL1, tpLH1. Each bit in the pattern is fixed by being programmed with an "H" or "L".

Description:

- 1. Word 0 is read.
- Word 1 is read.
- Word 0 is read.
- Word 2 is read. Word 0 is read.
- The reading procedure continues back and forth between word 0 and the next higher numbered word until word 2047 or 4095 is reached, then increments to the next word and reads back and forth as in steps 1 through 7 and shall include all words. Pass execution time = $(n^2 + n)$ x cycle time, n = 2048 or 4096.
- 8. The GALPAT tests shall be performed with $V_{CC} = 4.5 \text{ V}$ and 5.5 V.
- 6/ The outputs are loaded per figure 5.
- $\frac{7}{1}$ tpHL1, tpLH1 = 100 ns for device types 01 and 02 and 55 ns for device types 03 and 04.
- 8/ Sequential test (programmed PROM). This program will test all bits in the array for tpHL2 and tPLH2

Description:

- 1. Each word in the pattern is tested from the enable lines to the output lines for recovery.
- 2. Word 0 is addressed. Enable line is pulled HI to LO and LO to HI. t_{PHL2} and t_{PLH2} are
- Word 1 is addressed. Same enable sequence as above.
- The reading procedure continues until word 2047 or 4095 is reached.
 Pass execution time = 2048 x cycle time (or 4096 x cycle time).
 The sequential tests shall be performed with YCC = 4.5 V and 5.5 V.
- 9/ tpHL2, tpLH2 = 50 ns for device types 01 and 02 and 30 ns for device types 03 and 04.
- 10/ For unprogrammed devices, apply 13 V on pin $8(A_0)$ for circuit I devices.
- 11/ For unprogrammed devices, 12.0 V on pin 6(A2) and 0.0 V on pin 5(A3) for circuit F devices.
- $\underline{12}$ / For unprogrammed devices, apply 13 Y on pin 2(A₆) for circuit I devices.
- $\frac{13}{}$ For unprogrammed devices, apply 10 V to pin 4(A4), apply V_{OH} to pin 21 (A10), and apply V_{OL} to pin 23(A8) for circuit H.
- 14/ For unprogrammed devices, apply 10.5 V on pin 1(A7) for circuit B devices.
- 15/ For unprogrammed devices, apply 10.5 V to pin 3(A₅), apply 0 V to pins 4, 5, 6, 7, 8 (A₄, A₃, A₂, A₁, A₀), and apply 3 V to pins 1, 2, 21, 22, 23, (A₇, A₆, A₁₀, A₉, A₈) for circuit G devices.
- For unprogrammed device, type 02 (82S191), with date codes before 8626, apply 10.0 V on pin $6(A_2)$; apply 5.0 V to all other addresses for circuit C devices.
- For unprogrammed device types 02 (with date codes of 8626 or later) and 04 (82S191A), apply 10.0 V on A4; apply 5.0 V on A9, A1, A2, A3 and A6; and apply 0.5 V on A5, A7, A8, A9 and A10 for circuit C devices.
- 18/ For unprogrammed devices, apply 12.0 V on pin 8(A₀) for circuit D devices.
- 19/ For unprogrammed device type 05, apply 15.0 V to pin 4(A5); apply 0.0 V to pins 5, 9(A4, A0); apply 4.5 V to pins 3, 6, 7, $8(A_6, A_3, A_2, A_1)$ for circuit C devices.

TABLE IVA. Programming characteristics for circuit A.

			Limits I/		
Parameter	Symbol 	Min	Recommended	Max	Unit
Address input voltage <u>2</u> /	AIH	2.4	5.0 0.4	5.0	٧
Programming Voltage to V _{CC} low Program verify Verify voltage	VPH 3/ VPL VPHV VR 4/	10.75	11.0 0.0 5.5	11.25	V 11 11
Programming input low current at V _{PH}	IILP		- 300	-600	μА
Programming voltage (V _{CC}) transition time	tTLH tTHL	1 1	5 5	10	μS μS
Programming delay	t _{D1}	10	10 . 5	20	μS
Programming pulse width	t _p <u>5</u> /	90	100	110	μ S
Programming duty cycle	PDC		30	60	l g
Output voltage Enable Disable	VOPE 6/	10.5	10.5	111.0	 V V

During the programming the chip must be disabled for proper operation.

 $^{1/}T_C = 25^{\circ}C$.

 $[\]underline{2}/$ No inputs should be left open for V_{IH} .

^{3/} VpH source must be capable of supplying one ampere.

 $[\]underline{4}/$ It is recommended that post programming dual verification be made at V mingand V max $_{R}$

^{5/} Note step j in programming procedure.

^{6/} V_{OPE} source must be capable of supplying 10 mA minimum.

TABLE IVB. Programming characteristics for circuit B.

				Limits		<u></u>
Parameter	Symbol	Conditions $\underline{1}/$	Min	Recommended	Max	Unit
VCC required during programming	VCCP		10.5	11.0	11.5	V
V _{OUT} current limit during programming	IOP		20	25	 30 	 mA
Output programming voltage	Vout		10.5	11.0	11.5	 V
Pulse width of programming voltage	tp		9	10	11	 μS
Programming delay	to		0	1	10	μS
YCCP or YOUT transition time	tTLH	Rise time of	1	5	10	V/μs
V _{CCP} current	ICCP		800	900	1,000	 mA
Low V _{CC} for verification	VCCL		3.9	4.0	4.1	V I
High V _{CC} for lverification	Vccн		5.8	6.0	6.2	V
Address input voltage	AIH		2.4	5.0 0.4	5.5	V
Maximum duty cycle during automatic programming of program pin and output pin	D.C.	tp/tc	 	25	50	 %

 $1/T_{C} = +25^{\circ}C.$

TABLE IVC. Programming characteristics for circuit C, device types 02 and 04.

	T	T		Limits		1 1
Parameter	Symbol	Conditions $\underline{1}$	Min	Recommended	Мах	TUnit
Programming voltage to VCC	V _{CCP} <u>2</u> /	I _{CCP} = 375 ±75 mA tran- sient or steady state	8.5	8.75	9.0	V
Verification upper limit	Vссн		5.3	5.5	5.7	V
Verification lower limit	VCCL		4.3	4.5	4.7	V
Verify threshold	V _s <u>3</u> /		1.4	1.5	1.6	٧
Programming supply current	I CCP	Y _{CCP} = +8.75 ±.25 V	300 		450	mA I
Input voltage high level "l"	VIH		2.4		5.5	٧
Input voltage low level "O"	VIL		0	0.4	0.8	V
Input current	IIIH	V _{IH} = +5.5 V	 		50	Ι μ Α
 Input current	IIL	V _{IL} = +0.4 V	 		- 500	μА
 Output programming voltage 	Vout 4/	I _{OUT} = 200 ±20 mA; tran- sient or steady state	16	17	18	V
 Output programming current 	IOUT	VOUT = +17 V	180	200	220	m A
Programming voltage transition time	tTLH		10		 50 	μS
ICE programming pulse width	tp	İ	300	400	500	μS
 Pulse sequence delay	it _D		10			μS

 $^{1/}T_{C} = +25^{\circ}C.$

 $[\]underline{2}/$ Bypass V_{CC} to GND with a 0.01 μF capacitor to reduce voltage spikes.

 $[\]frac{3}{}$ / V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 $[\]frac{4}{}$ Care should be taken to insure the 17 V $^{\pm}1$ output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

TABLE IVC. Programming characteristics for circuit C, device type 05. - Continued

	<u> </u>	 		Limits		1
Parameter	Symbol	Conditions $\frac{1}{4}$	Min	Recommended 	Max	Tunit 1
Programming voltage to VCC <u>2</u> /	YCCP	ICCP = 425 ±75 mA tran- sient or steady state	8.5	8.75 8.75	9.0 	V
Verify voltage	VCCV		4.75	5.0	5.25	 V
Input voltage high level	 VIH	I _{IH} = 50 μA	2.4	3.0	5.5 	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Input voltage low level	VIL	I _{IL} = 500 μΑ·	0.0	0.0	0.5	V
Forced output current	I _{OPF}	VopF = 17.5 ±0.5 V	150	185	220	l mA
Forced output voltage (program) <u>3</u> /	V _{OPF1}	I OPF = 300 ±25 mA	17.0	17.5	118.0	V
Forced output voltage (program) <u>3</u> /	V _{OPF2}	IOPF = 300 ±25 mA	20.0		22.0	V
Output voltage high	Voн	İ	2.4		15.25	V
Output voltage low	YOL		0.0		0.45	V
V _{CC} delay time	T _{D1}	50% to 10%	10	10	25	μS
 Y _{OUT} delay time 	IT _{D2}	190% V _{CCP} to	1.0	1.0	5.0	μS
Pulse sequence delays	T _{D3} -	See figure 6C	1.0	1.0	10	μ\$
V _{CC} rise time	T _{R1}	0% to 100%	4.0	7.0	8.0	μS
V _{OUT} rise time	T _{R2}	10% to 90%	3.0	10	17	μ\$
V _{CC} fall time	T _{F1}	100% to 0%	2.0	4.0	10	μS

TABLE IVC. Programming characteristics for circuit C, device types 05. - Continued

Parameter	Symbol	Conditions $\underline{1}/$	Min	Limits Recommended	Max	Tunit
V _{OUT} fall time	TF2	100% to 0%	4.0	7.0	20	μS
$\overline{\text{CE}}_2$ programming pulse width $\underline{4}/$	Tp	110% to 10%	5.0	10	30	μS
CE ₂ verify pulse width	Τ _γ	10% to 10%	5.0	5.0	10	μS
Clock pulse width (CK)	Twc	50% to 50%	0.5	0.75	1.0	 μS

 $[\]underline{1}/T_{C} = +25^{\circ}C.$

^{2/} If the overall program/verify cycle exceeds the recommended value, a 25% duty cycle must be used for $v_{\rm CCP}.$

^{3/} VopF supply should regulate to ±0.25 V at IqpF. Maximum slew rate for VqpF should be 1.0 V/µs.

 $[\]frac{4}{CE_2}$ rise time slew rate should be 1.0 V/ns maximum. \overline{CE}_2 fall time slew rate should be 10.0 V/ns maximum.

TABLE IVD. Programming characteristics for circuit D.

Parameter	Symbol	Conditions 1/	Min	Limits [Recommended]	Max	Tunit
			6.4	6.5	6.6	 V
Power supply voltage	Vcc		0.4	0.5		
Power supply rise time $2/$	tr(VCC)		0.2	2.0		μS
Power supply fall time 2/	tf(VCC)		0.2	2.0		μS
V_{CC} on time $3/$	ton	 See programming 				
v_{CC} off time $4/$	toff	 Time diagram 	 			<u> </u>
Duty cycle for YCC	•	ton toff + ton	 		50	%
Read delay before programming	t _{dRBP}	 Initial check 	 	3.0		μS
 Fuse read time 	t _W <u>5</u> /	 	 	1.0	 	l IμS
Delay to V _{CC} off	td(VCC) <u>5</u> /			1.0	 	 μS
Delay to read after programming	td _{RAP} <u>5</u> /	 Programming verification 	 	3.0	 	μS
 Chip select programming voltage 	V _{CSP}		20.0	20.0	1 22.0 	 V
 Chip select program current limit	I CSP		 175 	180	 185 	 mA
Input voltage low	VIL		0.0	0.0	0.4	 V
 Input voltage high	IVIH		2.4	5.0	5.0	 Y
 Delay to chip deselect	tdCS			1.0		μS
 Chip select pulse rise time	trcs		3.0	4.0	1	l μS
l Delay to chip select time	tdAP		0.2	1.0		lμS
 Chip select pulse fall time	tfCS		0.1	0.1	1.0	μ S

 $\frac{\text{Programming characteristics for circuit D}}{\text{Ramp characteristics}} - \text{Continued}.$

	T			Limits		
Parameter	Symbol 	Conditions $\frac{1}{2}$	Min	Recommended	Max	TUnit
Programming current linear point	IOPLP			10	20,	mA
Output programming current limit	IOP(MAX)	Apply current ramp to selected output	155	160	165 	m A
Output programming voltage limit	VOP(MAX)		24	25	2 6 	V
Current slew rate	ISR _{IOP}	 Constant after linear point	0.9	1.0	1.1	mA/μs
Blow sense voltage	VPS		0.7			V
Delay to programming ramp	t _{dBP}		2.0	3.0	 	μS
Time to reach linear point	lt _L p		0.2	1.0	10	μ S
Program sense inhibit	ltss	 	2.0	3.0	 10	ļμS
Time to program fuse	t _{tp}		3.0	 	150	ļμS
Programming ramp hold time	thAP	After fuse programs	1.4	1.5	11.6	μS
Programming ramp fall time $\frac{2}{}$	tfIOP			0.1	0.2	μS

 $^{1/}T_{C} = +25^{\circ}C.$

TABLE IVE. Programming characteristics for circuit E. - discontinued

^{2/} Rise and fall times are from 10% to 90%.

^{3/} Total time v_{CC} is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.

 $[\]underline{4}$ / toff is equal to or greater than ton.

⁵/ Proceed to next address after read strobe indicates programmed cell.

TABLE IVF. Programming characteristics for circuit F.

		T	Τ	Limits		T
Parameter	Symbol	Conditions $1/$	Min	Recommended	Max	TUnit
 Vcc required during programming	V _{CCP}		 5.4 	5.5 	5.6 	V
Rise time of program pulse to data out or program pin	tTLH		0.34	0.40	0.46	V/μs
Programming voltage on program pin	Vpp		32.5	33	33.5	V
Output programming voltage	V _{OUT}		25.5	26	26.5	V
l Programming pin pulse width (CE) 	tpp 	 Chip disabled VCC = 5.5 V		100	 180 	μS
 Pulse width of programming voltage 	t _p	· · · · · · · · · · · · · · · · · · ·	1	 	40	μS
Required current limit of power supply feeding program pin and output during program	IL	Vpp = 33 V, VOUT = 26 V, VCC = 5.5 V	240		 	mA
Required time delay between disabling memory output land application of loutput programming pulse	T _{D1}	 Measured at 10% levels	70 	80 .	90 	μS
Required time delay between removal of programming pulse and enabling memory output	T _{D2}	T ! !	100			ns
Output current during verification	I _{OLV1}	Chip enabled V _{CC} = 4.0 V	11	12	13	mA I
 	I _O LV2		0.19	0.2	0.21	mA !
 Address input voltage	I V I H		2.4	5.0	5.5	V
	AIF	 	0.0	0.4	0.8	 v
Maximum duty cycle during lautomatic programming of lprogram pin and output lpin	D.C.	tp/tc			25 	% %

 $^{1/}T_C = 25^{\circ}C$.

TABLE IVG. Programming characteristics for circuit G.

			1	<u>l</u>		
Parameter	Symbol	Conditions $1/$	Min	Recommended value	Max	TUnit
Required V _{CC} for programming	VCCP		10.0	10.5	11.0	V
I _{CC} during programming	ICCP	V _{CC} = 11 V			750 1	m A
Required output voltage for programming	V _{OP}		10.0	10.5	11.0	V
Output current while programming	IOP	V _{OUT} = 11 V			1 20 	 mA
Rate of voltage change of V _{CC} or output	IRR		1.0	·	10.0	V/μs
Programming pulse width (enabled)	PWE	1	9	10	11	lμS
Required V _{CC} for verifi- cation	VCCV		3.8	4.0	4.2	V
Maximum duty cycle for V _{CC} at V _{CCP}	MDC			25	25	%
Address set-up time	t ₁		100			ns
Y _{CCP} set-up time	t ₂	2/	5			μS
V _{CCP} hold time	t ₅		100	 		ns
V _{OP} set-up time	t ₃		100	 	! !	l ns
V _{OP} hold time	t4		100			ns

 $^{1/}T_{C} = +25^{\circ}C.$

 $[\]underline{2}/$ V_{CCP} setup time may be greater than 0 if V_{CCP} rises at the same rate or faster than $V_{OP}.$

TABLE IVH. Programming characteristics for circuit H. 1/

Parameters	Symbol .	Min	Nom	Max	Unit
Steady-state supply voltage	v _C C	4.75	5	5.25	V
Input voltage	V _{IH}	3	4	5	V 1
	VIL	0	0	0.5	
Voltage all outputs exept the one to be programmed		0	0	 0.5 	٧
Supply voltage level to program a bit	l.VCC(pr)	 5.75 	 6 	6.25	٧
Select or enable level to program a bit	VS(pr)	 9.75 	 10 	11	٧
Output level during interval t5	V _O (PR)	15.75	116	16.25	V
Supply voltage during vertification (see step 0)	Low	4.4	14.5	4.6	٧
	l High I	5.4	 5.5 	5.6	
Time for V _{CC} to settle and to verify need to program	t ₁	0	5	10 	μS
Timing from V _{CC} = 6 V until chip select (enable) is at 10 V	t ₂	5	5	10	μS l
Timing from chip select (enable) high to start of program ramp	 t3 	0.1	5	10	 μ5
lRamp time, output program pulse	1. t4	10	15	20	μS
 Duration of output program pulse 	t ₅	1 15	20	20	μS
 Time from end of program pulse to chip select (enable) low 	t ₆	5	5	10	μS
T Time from chip select (enable) low to V _{CC} = 0 V 	t ₇	0.1	5	5	μS
 Time for cooling between bits 	t ₈	30	50	100	μS
 Time for cooling between words	l to	30	50		ļμS

 $1/T_{C} = +25^{\circ}C.$

TABLE IVI. Programming characteristics for circuit I.

	T	T	T	Limits		
Parameter	Symbol	Conditions $1/$	Min	Recommended	Max	TUnit
lVCC during programming l	VCCP		5.0		5.5	٧
High level input voltage during programming	V _{IHP}		2.4		5.5	V
Low level input voltage during programming	VILP		0.0		0.45	V
 Chip enable voltage during programming	YCEP	CE1 pin	14.5		15.5	V
Output voltage during programming	V _{OP}		19.5		20.5	V
 Voltage on outputs not to be programmed 	YONP		0	İ 	VCCP 1+0.3	V
 Current on outputs not to be programmed 	I I ONP			1	20	mA
 Rate of output voltage change 	d(V _{OP})		20		250	V / μ s
 Rate of chip enable voltage change 	d(VCE)	CE1 pin	100	 	1000	 V/μs
 Programming period 	tp		50		100	μs
lV _{CC} during programming lverification l	VCCL		4.5		5.0	μS

 $^{1/}T_{C} = +25^{\circ}C.$

MIL-M-38510/2100

TABLE IVJ. Programming characteristics for circuit J. 1/

,	<u> </u>	Τ	Limits 1/		
Parameter	Symbol	Min	Recommended	Max	Unit l
Address input voltage <u>2</u> /	AIH	2.4	5.0 0.4	5.0	V V
Programming/verify voltage to V _{CC}	V _{PH} V _{PL}	111.75	12.0 4.5	12.25	V V
Programming voltage current limit with V _{PH} applied	I CCP	600	600 	650 	m A
Voltage rise and fall time	lt _r t _f	1.0	1.0	10	μS μS
Programming delay	td	10	10	100	μS
Programming pulse width	l t _p	100	 	1000	μS
Programming duty cycle	DC		50 	90	ч
Output voltage Enable Disable <u>3</u> /	 V _{OPE} V _{OPD}	10.0	10.5 5.0	111.0	V V

 $^{1/}T_{C} = +25^{\circ}C.$

 $[\]underline{2}/$ Address and chip select shall not be left open for v_{IH} .

 $[\]underline{\mathbf{3}}/$ Disable condition shall be met with output open circuit.

- 6.2 Ordering data. The acquisition document should specify the following:
 - a. Complete part number (see 1.2).
 - b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - c. Requirements for certificate of compliance, if applicable.
 - d. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
 - e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
 - f. Requirements for product assurance options.
 - g. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - h. Requirements for programming the device, including processing option.
 - i. Requirements for "JAN" marking.
- 6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

GND	Ground zero voltage potential.
V _{IN}	Voltage level at an input terminal.
v _{1C}	Input clamp voltage.
I _{IN}	Current flowing into an input terminal.

6.4 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), and lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the part number. It is intended that spare devices for logistic support be acquired in the unprogrammed condition (see 3.7.1) and programmed by the maintenance activity, except where use quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.

6.5 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military	Generic-industry	Circuit	Fusible	Symbol/
device type	type/manufacturer d	lesignato:	r link	FSCM number
01 6/	76160 /Harris	A	NiCr	CDWD/34371
01 5/	53S1680/Monolithic Memories	В	TiW	CECD/50364
01 5/	82S190 /Signetics Corp.	C ,	NiCr	CDKB/18324
01	77S190 /National	G	TiW/W	CCXP/27014
02 6/	76161 /Harris	A	NiCr	
02 -	53S1681/Monolithic Memories	В	TiW	
02,04	82S191A/Signetics Corp.	С	NiCr	
02	3636 /Intel	Ε	Polysilicon	CECC/34649
02	29681 /Raytheon	F	NiCr	CRP/07933
02	77S191 /National	G	Tiw/W	
02,04	28S166A/Texas Instrument	Н	TiW	CGO/01295
02	27S191 /Advanced Micro Device	es I	Platinum silicide	CDWN/34335
02	76161 /Motorola	J	NiCr	CGG/04713
03	93Z510 /Fairchild	D	ZVE 7/	CFJ/07263
04,02	93Z511 /Fairchild	D	ZVE -	
05, 6/	76165 /Harris	Α	NiCr	
05	82HS195/Signetics Corp.	С	ZVE	

- 6/ This generic-industry types is no longer manufactured.
- 7/ Zapped vertical emitter.

6.6 Changes from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians: Army - ER Navy - EC Air Force - 17

Review activities:

Army - AR, MI Navy - OS, SH, TD Air Force - 11, 19, 85, 99

DLA - ES

User activities:

Army - SM Navy - AS, CG, MC

Preparing activity: Air Force - 17

Agent: DLA - ES

(Project 5962-0707)